

**SECTION A: ANALOGUE ELECTRONICS II**

Answer any **TWO** questions from this section.

1. (a) (i) State **two** advantages of a silicon controlled switch (SCS) over a silicon controlled rectifier (SCR). *can be triggered by zero - it fully breakdown easy control*
- (ii) Figure 1 shows a circuit diagram of an alarm system employing a silicon controlled switch. Describe its operation.

(6 marks)




Fig. 1

- (b) With the aid of a circuit diagram, describe the operation of a discrete-component bistable multivibrator. *As stable - bistable* (8 marks)
- (c) An LED has the following ratings: power output  $P_o = 0.42 \text{ mW}$ , forward current  $I_F = 80 \text{ mA}$  and forward voltage  $V_F = 1.22 \text{ V}$ . It is connected in series with a current limiting resistor and supplied from a  $5 \text{ V}$  source. The light from the LED is projected onto a flat surface  $2.54 \text{ cm}$  away and forms a divergence angle of  $0.524 \text{ radians}$ . Determine the:

- (i) value of the current limiting resistor;
- (ii) area illuminated by the LED;
- (iii) incident irradiance at the flat surface.

(6 marks)

2. (a) (i) State the **two** conditions necessary for oscillations to be sustained in a sinusoidal oscillator. *higher on ac off*
- (ii) With the aid of a circuit diagram, describe the operation of a blocking oscillator. (10 marks)

(b) An amplifier has a gain  $A = 100$ , input resistance  $R_i = 2\text{K}\Omega$  and output resistance  $R_o = 40\text{K}\Omega$ . Determine the following when it is connected as a voltage-series negative feedback amplifier with a feedback factor  $\beta = \frac{1}{10}$ :

- (i) gain;
- (ii) input resistance;
- (iii) output resistance;
- (iv) reduction in distortion;
- (v) percentage change in gain with feedback if the gain without feedback changes by 20%.

Handwritten notes for (i) and (ii):  
 gain =  $\frac{A}{1+A\beta} = \frac{100}{1+(100 \times \frac{1}{10})} = \frac{100}{11}$   
 input resistance =  $R_{in}$

(10 marks)

3. (a) (i) Define the following with respect to operational amplifiers:

- (I) input offset voltage; - mis is
- (II) slew rate; - rate of change of slope
- (III) common-mode voltage gain. -

(ii) Figure 2 shows a circuit diagram of a first-order low-pass filter. Determine the:

- (I) voltage gain;
- (II) cutoff frequency.

Handwritten notes for (I) and (II):  
 voltage gain =  $V_g = \frac{1}{2}$   
 cutoff frequency =  $f_c = \frac{1}{2\pi RC}$

(7 marks)




Fig. 2

(b) Table 1 shows the data of the gain/frequency characteristic of a two-stage tuned radio frequency amplifier.

- (i) Plot, on the same axis, the gain/frequency curves for:
  - (I) single stage;
  - (II) two stages.
- (ii) From the curves, determine the bandwidth of the single stage and the two stages.

(7 marks)

$$\begin{array}{r}
 6 \ 7 \ 11 \\
 16^2 \ 16^1 \ 16^0 \\
 1536 \ 112 \ 11 \\
 1659
 \end{array}$$

Table 1

Frequency	950	960	970	980	990	1000	1010	1020	1030	1040	1050
Gain of 1 stage	1.98	2.45	3.12	4.47	7.07	10	7.07	4.47	3.12	2.45	1.98
Gain of 2 stages	3.92	5.91	9.73	19.98	50	100	50	19.98	9.73	5.91	3.92

(c) Show that the maximum theoretical efficiency of a class-B power amplifier is 78.54%. (6 marks)

$$\begin{array}{r}
 1 \ 10 \ 8 \\
 16^2 \ 16^1 \ 16^0 = 1933 \\
 256 \ 160 \ 8 = 274
 \end{array}$$

**SECTION B: DIGITAL ELECTRONICS**

Answer any **THREE** questions from this section.

EB4A

4. (a)

Perform the following number system conversion:

$$\begin{array}{r}
 12 \ 16 \ 16 \\
 16^2 \ 16^1 \ 16^0 \\
 3072 \ 256 \ 16
 \end{array}$$

- (i)  $1011101001_2$  to decimal;
- (ii)  $EB4A_{16}$  to decimal

$$\begin{array}{r}
 1 \ 0 \ 1 \ 1 \ 1 \ 0 \ 1 \ 0 \ 0 \\
 \underline{1 \ 0 \ 1 \ 1 \ 1 \ 0 \ 1 \ 0 \ 0} \\
 512 \ 0 \ 128 \ 64 \ 32 \ 0 \ 8 \ 0 \ 0 + 1
 \end{array}$$

$$\begin{array}{r}
 14 \ 11 \ 4 \ 10 \\
 16^3 \ 16^2 \ 16^1 \ 16^0 \\
 2816 \ 64 + 10 \\
 = 60 \ 234_{10}
 \end{array}$$

(6 marks)

(b)

Perform the following arithmetic operations in the given bases:

- (i)  $1011_2 \times 101_2$
- (ii)  $1A8_{16} + 67B_{16}$

$$\begin{array}{r}
 1011 \\
 \times 101 \\
 \hline
 1011 \\
 0000 \\
 1011 \\
 \hline
 111111
 \end{array}$$

$$\begin{array}{r}
 1011 \\
 67B \\
 \hline
 BFF
 \end{array}$$

$$\begin{array}{r}
 1A8 \\
 + 67B \\
 \hline
 823
 \end{array}$$

(6 marks)

(c)

Table 2 shows the ASCII code for alphanumeric characters. Obtain the:

- (I) code for the letter e;
- (II) decimal number represented by the code 0111001.

$$0111001$$

BFF

$$\begin{array}{r}
 1A8 \\
 67B \\
 \hline
 823
 \end{array}$$

$$\begin{array}{r}
 174 \\
 962 \\
 \hline
 1236
 \end{array}$$

$$\begin{array}{r}
 0101 \\
 0100 \\
 \hline
 1011
 \end{array}$$

Hex	Binary	Dec
0	0000	0
1	0001	1
2	0010	2
3	0011	3
4	0100	4
5	0101	5
6	0110	6
7	0111	7
8	1000	8
9	1001	9
A	1010	10
B	1011	11
C	1100	12
D	1101	13
E	1110	14
F	1111	15

$$01010110$$

$$2149$$

$$\begin{array}{l}
 0111 + 0100 + 0101 \\
 111, 0100, 0101
 \end{array}$$

Table 2

	0	1	2	3	4	5	6	7
0	NUL	DLE	SP	0	@	P	`	p
1	SOH	DC1	!	1	A	Q	a	q
2	STX	DC2	"	2	B	R	b	r
3	ETX	DC3	#	3	C	S	c	s
4	EOT	DC4	\$	4	D	T	d	t
5	ENQ	NAK	%	5	E	U	Ⓢ	u
6	ACK	SYN	&	6	F	V	f	v
7	BEL	ETB	'	7	G	W	g	w
8	BS	CAN	(	8	H	X	h	x
9	HT	EM	)	9	I	Y	i	y
A	LF	SUB	.	:	J	Z	j	z
B	VT	ESC	+	;	K	[	k	{
C	FF	FS	,	<	L	\	l	
D	CR	GS	-	=	M	]	m	}
E	SO	RS	.	>	N	^	n	~
F	SI	US	/	?	O	-	o	DEL

011001000111  
 010010010010  
 -----  
 101011011010


(ii) Add  $647_{10}$  to  $492_{10}$  in the 8421 BCD code.

(8 marks)

5. (a) (i) Define the following with respect to edge-triggered flip-flops:

- (I) set-up time; this is the time when a flip flop is ment to operate
- (II) hold-up time. - is the time when a flip flop is ment to wait before acting

(ii) With the aid of a logic diagram, describe the operation of a master-slave JK flip-flop when the clock is at logic 1 and makes a transition to logic 0. Assume the circuit is initially reset and the inputs  $J = K = 1$ .





(9 marks)

(b) (i) State two applications of binary counters.

(ii) Figure 3 shows a logic diagram of a binary counter. Describe its operation for three clock pulses and draw the timing diagrams.

(8 marks)



(c) Draw the state diagram of a 4-bit Johnsons counter assuming that all the stages are in the '0' state.

(3 marks)



6. (a) Using Boolean algebra, simplify the equation

$$F = \overline{\overline{A}(B + \overline{C})} (A + \overline{B} + C) (\overline{\overline{A} \overline{B} \overline{C}})$$

(5 marks)

(b) A digital vending machine is to dispense beverage at a time as indicated:

- ✓ Tea and milk T M → Y
- ✓ Coffee and milk C M → W
- ✓ Tea and sugar T S → W
- ✓ Coffee and sugar C S → X
- ✓ Tea, milk and sugar C M S → Y
- ✓ Coffee, milk and sugar C M S → Z



(i) Draw the truth table for the vending machine operation.

(ii) Obtain the logic expression from the truth table and simplify.

(iii) Implement the simplified expression in b(ii).

(10 marks)

(c) Figure 4 shows a logic diagram of a serial adder/subtractor connected to add two 4-bit binary numbers. Outline the sequence of adding the two numbers. (5 marks)




Fig. 4

A ⊕ B

7. (a) (i) Distinguish between random access memory (RAM) and read only memory (ROM). *RAM - Read & access memory*  
*ROM - You can only read but can't edit or delete from it*
- (ii) With the aid of a circuit diagram, explain how a programmable ROM is programmed.

(8 marks)

(b) With the aid of a labelled block diagram, describe the operation of a ramp-type analog-to-digital converter.

(8 marks)

- (c) Figure 5 shows a circuit diagram of a weighted resistor digital-to-analog converter. Determine the value of the output voltage,  $V_o$ . (4 marks)




Fig. 5

8. (a) (i) State the packaging density of the following ICs:
- (I) medium scale integration;
  - (II) very large scale integration.
- (ii) With the aid of a circuit diagram, describe the operation of a two-input CMOS NOR gate. (10 marks)
- (b) Figure 6 shows a circuit diagram of a transistor switch. If  $V_{be} = 0.6V$ ,  $V_{ce(sat)} = 0.2V$  and  $\beta = 50$ ; determine the value of the base resistance at which the transistor will saturate. (10 marks)




Fig. 6

**THIS IS THE LAST PRINTED PAGE.**